We are investigating adaption of SOI pixel devices for future high energy physic(HEP) experiments. The pixel sensors are required to be operational in very severe radiation environment. Most challenging issue in the adoption is the TID (total ionizing dose) damage where holes trapped in oxide layers affect the operation of nearby transistors. We have introduced a second SOI layer -SOI2 beneath the BOX (Buried OXide) layer -in order to compensate for the TID effect by applying a negative voltage to this electrode to cancel the effect caused by accumulated positive holes. In this paper, the TID effects caused by 60
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Introduction
The Silicon-On-Insulator (SOI) pixel detectors are being developed for various applications [3] . Applications in high-energy physics experiments require a couple of issues to be cleared. In the SOI devices the total-ionization-dose (TID) effect is substantial in severe radiation environments, where the trapped holes in the insulator affect the operation of the transistors located close by. The annual doses at the inner-most layer in typical HEP experiments are; 158 kGy/y at LHC-ATLAS [1], 1.6 MGy/y at HL-LHC, and 1 kGy/y at ILC-ILD [2]. We are studying TID compensation by using double SOI, where the potential of the middle silicon layer we have introduced additionally is controlled to cancel the effect, e.g., applying negative voltage to the SOI2 (V SOI2 ) cancels the effects caused by accumulated positive holes [5] [6] . The hole accumulation, however, should be dependent on the configuration of the terminal biases applied during irradiation. The purpose of this study is to investigate the compensation dependence on such bias configurations. A general study concerning the influence of biasing during irradiation can be found in Tab .2.
Samples
The TID compensation was evaluated by irradiating TrTEG (Transistor Element Group) samples up to 2 MGy with 60 Co γ's. Various types of transistors were fabricated in TrTEG chips for this study. TrTEG6 has 18 types transistors (L/W values, two gate oxide thicknesses core/IO, body connection schema) for each of NMOS and PMOS,as summarized in Tab. 1. In this note we concentrate on their L/W dependence. TrTEG7 has seven types for each of NMOS and PMOS which were irradiated under various biasing conditions. Fig.1 illustrates drawings of the TrTEG6 and TrTEG7 chips. The chips were mounted on ceramic chip carriers and wire-bonded for biasing. They were irradiated with 60 Co at JAEA (Takasaki) [4] . The total dose ranged from 3 kGy up to 2 MGy for TrTEG6 samples but with all electrode grounded. The TrTEG7 samples were irradiated to 100 kGy but with various biasing conditions, see Tab. 2. In total seven types of biasing conditions were examined. This paper covers four types.
The dose rate was from 0.2 kGy/h up to 10 kGy/h. All samples were kept at room temperature during the irradiation. The samples were brought to University of Tsukuba in four hours in room temperature, then kept at -20 in the refrigerator except during measurement. Fig. 4 . The curves are shown for various V SOI2 settings applied during measurement (they were grounded during irradiation for these samples). The dotted line indicates the pre-irradiation threshold voltage. By adjusting V SOI2 , the threshold voltage can be set back to the pre-irradiation value.
The trans-conductance g m is defined as g m = (∂I d /∂V g ). The relative change (dg m /g m ) as defined in Equation (1) are shown in Fig.5 for some V SOI2 voltages. In general NMOS can find an appropriate V SOI2 below 500 kGy, while PMOS requires relatively large V SOI2 for compensation.
In a recent study [7] , we have verified that the large g m degradation in PMOS can be minimized substantially by adjusting the dose profile in gate fabrication. Further studies are in progress. The relative shift (dg m /g m ) with dose for some V SOI2 voltages for(left) NMOS and (right) PMOS. For NMOS, optimum V SOI2 can be found for g m compensation below 500 kGy, while PMOS degradation is substantially and large V SOI2 voltage is required. The compensation at large dose (100 kGy or higher) seems become difficult.
L-dependence of V th shift
We have evaluated the TID effect dependence on the transistor length L to investigate possible edge effect enhancement in shorter devices. We define ∆V th as ∆V th = (V th−dose -V th−preirrad )/V th−preirrad for transistors with various L. As shown in Fig. 6 , shorter the L, larger the threshold voltage shift caused by TID for both NMOS and PMOS. The L dependence, however, diminishes by applying V SOI2 for compensation -the difference among three L values 0.2, 0.5, 1.0 µm is small when compensated. Fig. 7 , the samples were irradiated with all terminals grounded except that V SOI2 was either 0 V (green) or -5 V (blue) during irradiation. Fig. 8 is for the case the transistors were either in transistor-Off (green) or in transistor-On (blue) with V SOI2 was -5 V during irradiation. Applying V SOI2 during irradiation reduces the threshold shift because hole traps in the oxide are less in the gate side attracted by negative V SOI2 . The threshold shifts are smaller if the transistor is on state during irradiation. The effect is more significant for PMOS transistors. 
Comparison with X-ray irradiation
While the above samples were irradiated with 60 Co covering a high dose range, more systematic irradiation has been performed with X-ray covering a dose as low as 100 Gy and up to 100 kGy. The transistor parameters are summarized in Tab. 3. The irradiation was made on RadTEG samples [8] fabricated on single SOI wafers. There are 8,000 transistors on a wafer. The X-ray irradiation was carried out on a wafer basis, see Fig. 9 , with scanning the position unifrmly (see Fig. 10 ). Figure 9 : Photo of a wafer of Radiation Test Element Group(RadTEG) [8] .
Figure 10: X-ray irradiation using a Mo target with the tube current 100 mA and oltage 40 kV. [8] We compare the V th shifts caused by two types of irradiation sources, see Fig. 11 . The transistors having identical parameters are chosen from the TrTEG6 and RadTEG samples. The results from the 60 Co irradiation are in fairly good agreement with the X-ray irradiation results in the overlapping dose region. Since RadTEG covers a lower dose range (down to 93Gy, not shown in this plot), the combined results provide us comprehensive understanding of the TID effects in wider dose range. Note that the BOX thicknesses are 200 nm for single SOI and about 160 nm for double SOI wafers, hence we expect some difference. In addition, the trapped hole fraction is larger with 60 Co irradiaiton than with X-ray [9] , which may explain a general tendency that the threshold shifts are slightly larger in 60 Co irradiated samples.
Figure 11: V th shifts of (left) NMOS and (right) PMOS transistors in comparison of γ-ray (red) and X-ray (blue) irradiations.
Summary
We have investigated the TID effects in double SOI devices, evaluating changes in I d − V g characteristics using TrTEGs. By applying negative voltage to V SOI2 , the transistor characteristics are compensated back to the pre-irradiation characteristics, in the dose range typically below 500 kGy. Detailed studies concerning the biasing conditions during irradiation have been presented. Such a dose range is below expected at the ILC pixel detector. The 60 Co results are in fairly good agreement with X-ray irradiation, the both datasets covering the dose range from 100 Gy to 2 MGy.
